File:5 Stage Pipeline.svg
此SVG文件的PNG预览的大小：300 × 190像素。 其他分辨率：320 × 203像素 | 640 × 405像素 | 1,024 × 649像素 | 1,280 × 811像素 | 2,560 × 1,621像素。
原始文件 （SVG文件，尺寸为300 × 190像素，文件大小：33 KB）
| 描述 |
English: A diagram showing the stage of execution reached by five consecutive instructions in a 5-stage microprocessor. At clock cycle 4, the 1st instruction is in the "memory access" phase, the second is in the "execute" phase, the third in the "instruction decode" phase, the fourth in the "instruction fetch" phase and the fifth hasn't been fetched yet. |
||
| 日期 | |||
| 来源 | 自己的作品 | ||
| 作者 | Inductiveload | ||
| 授权 (二次使用本文件) |
|
 | This SVG image was uploaded in a graphics format such as GIF, PNG, JPEG, or SVG. However, it consists purely or largely of information which is better suited to representation in wikitext (possibly using MediaWiki's special syntax for tables, math, or music). This will make the information easier to edit, as well as make it accessible to users of screen readers and text-based browsers.
If possible, please replace any inclusions of this image in articles (noted under the “File links” header) with properly formatted wikitext. After doing so, please consider nominating this image for deletion. |  |
文件历史
点击某个日期/时间查看对应时刻的文件。
| 日期/时间 | 缩略图 | 大小 | 用户 | 备注 | |
|---|---|---|---|---|---|
| 当前 | 2009年1月22日 (四) 18:24 | | 300 × 190（33 KB） | Inductiveload | {{Information |Description={{en|1=A diagram showing the stage of execution reached by five consecutive instructions in a 5-stage microprocessor. At clock cycle 4, the 1st instruction is in the "memory access" phase, the second is in the "execute" phase, t |
文件用途
以下页面使用本文件：
全域文件用途
以下其他wiki使用此文件：
- en.wikibooks.org上的用途
- et.wikipedia.org上的用途
- ja.wikipedia.org上的用途
- no.wikipedia.org上的用途
